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The aim of this letter is to calculate the mechanical grinding induced bow and stress in ultrathin
silicon wafers. The reverse leakage current of a p-n junction diode fabricated on a 4 in. silicon wafer
was measured for wafers thinned to various thicknesses. A correlation with the residual stress was
obtained through band gap narrowing effect. The analytical results were compared with
experimental bow measurements using a laser profiler. The bow in 50 m thick wafer was found to
be less than 2 mm using the current grinding process. © 2006 American Institute of Physics.
DOI: 10.1063/1.2336212
The demand to miniaturize products for ambient system
applications continues to drive the evolution of electronic
packaging and assembly methods.1 One of the key approach
towards miniaturization is the incorporation of ultrathin
chips i.e., silicon chips thinned down to 50 m or less in
total thickness for the final packaged device. During the
wafer thinning process, the backside of the wafer is ground
with an abrasive material diamond. Silicon is continuously
scratched by diamond particles embedded in the base plate.
The particles result in a uniform pressure on the back surface
of the wafer.2 This causes a compressive stress on the back-
side, and correspondingly, the upper surface is under tension
Fig. 1a. Therefore, when the silicon wafer is released
from the chuck, it becomes concave upward with a positive
radius of curvature. The equibiaxial tension along the 110
direction can be equated with a uniform hydrostatic stress
and a compressive stress along the 001 direction. The re-
sulting residual stress and wafer bow cause problem during
wafer level assembly processes,3 and therefore require de-
tailed characterization.
The valence and conduction band edges of Si get dis-
placed due to the external stress. This results in a modifica-
tion of the band gap energy levels as shown in Fig. 1b. The
hydrostatic part of the stress results in an equal shift of the
valence and conduction bands, whereas the compressive
stress results in band splitting.4 The six degenerate conduc-
tion levels 6 split into a low energy band of four degen-
eracies 4 and a high energy level 2. Similarly, the va-
lence band degeneracy at k=0 gets destroyed into three
levels, with the light holes LHs moving through the heavy
hole valence band. The shift in valence band edge Ev
lh
and
conduction band edge E
c
4 is given by
Ec
4 =dxx + yy + zz +u4, 1
Ev
LH
= axx + yy + zz + 2b xx − zz , 2
where d ,a are hydrostatic deformation potentials cause
an equal band shift and u ,b are shear deformation po-
tentials result in band splitting. The above equations are
written considering an equibiaxial in-plane stress wherein
the strain tensor is related to the stress , by compliance
tensor Sij, as given by xx=yy = S11+S12, zz=2S12,
and xy =xz=yz=0. The deformation potentials, calculated
using nonlocal empirical pseudopotentials by Fischetti and
Laux5 as shown in Table I, were used for further calculations.
Using these values, the change in band gap energy Eg
=E
c
4+Ev
lh as calculated using Eqs. 1 and 2 is given
by
Eg

= − 0.13 meV/MPa. 3
To quantify the thinning process induced change in band gap,
the reverse leakage current of a p-n junction diode present on
the test wafer was measured. The reverse leakage current of
a junction diode is given by6
IR = K1
ni
2
pND
+ K2
ni

 VRND
m
, 4
where K1 and K2 are constants related to junction physical
parameters; ni, ND, p, , and VR are carrier intrinsic concen-
trations, effective doping density in the diode base, minority
carrier lifetime, effective lifetime for the space charge
region, and applied reverse voltage, respectively. For
low reverse bias, the effect of generation current was
ignored due to extremely low values.6 Also, the intrinsic
carrier concentration is a function of band gap energy,
ni=NcNvexp−Eg / 2kBT, where Nc and Nv are the effec-
tive density of states in the conduction and valence bands.
Hence, using Eqs. 3 and 4, the following relation is
obtained:
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FIG. 1. a Mechanical grinding process, and its effect on silicon wafer bow
w0, and stress distribution  are shown. b Effect of compressive stress
along 001 on Si band energy.
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IR
IR
= −
Eg
kBT
. 5
A simple method, based on nonlinear Von Kármán equations
6 and 7, was used to calculate the approximate bow in
the ultrathin wafers. The stress value , calculated in the
chips diced from locations around the center of the wafer,
was considered as an average of the meridional and circum-
ferential stresses at the center of the wafer. For derivation,
azimuthal symmetry was assumed due to uniform loading
condition:
r
4w =
p
D
+
h
rD
d
drddr dwdr  , 6
r
4 = −
E
r
dw
dr
d2w
dr2
, 7
where r
4 is the biharmonic operator in polar coordinates, 
is the Airy stress function, w is the radial deflection of the
wafer w=wofr, p is the assumed uniform pressure due to
the grinding process, D is the flexural rigidity, r is the radial
component, h is the wafer thickness, and E is Young’s modu-
lus. The relation between average stress and deflection at the
center of the wafer is given by
The experiments for wafer stress and bow were carried
out on test chips7 of thicknesses 525, 250, 100, and 50 m
and lateral dimensions of 105 mm2. The test chips were
w0in m =
6hE1 − 	 − 6E− 1 + 	6h2E− 1 + 	 + a21 + 	2− 5 + 3	
E1 + 	− 5 + 3	 .
8
fabricated in-house and contain a diffused heater resistor
covering 85% of the chip area and three p-n junction diodes.
The wafers were mounted onto the grinding chuck, with the
active side protected by UV film from the chuck, and the
blank side of the wafer was ground using rotational force
from the different sizes of grit paper. This process allowed an
easy processing for removal of bulk silicon at a relatively
low cost, but backgrinding could cause a large amount of
damage to the back of a sample. A large percentage of this
damage was done to the crystal structure, which could lead
to degradation of the electrical characteristics of the final
device. For this reason the initial grinding was limited to
250 m; below this, considerable yield loss could occur due
to wafer breakage. To reduce the thickness further, fine
grinding followed by a polishing step was used to obtain
50 m thick wafers. The fabrication related stress in all the
wafers before thinning was considered equal due to the same
fabrication process. However, the 525 m thick chip was
used without any grinding, and hence, the change in leakage
current after thinning was calculated with reference to the
leakage current in a 525 m thick wafer. I-V characteristics
of the junction diode located at the center of the chip was
measured with a Wentworth probe station using a Hewlett-
Packard semiconductor parameter analyzer model 4156A,
having a resolution of 1 fA. Six specimens from locations
around the center of the wafer were tested for each wafer
thickness to remove any local errors in the measured values.
Each I-V characterization was performed five times to ne-
glect the effect due to variation in ambience and random
errors. All the experiments were done under ambient condi-
tions of 295 K and 60% humidity.
The reverse-bias junction leakage current for the diode
with different chip thicknesses is shown in Fig. 2. The stress
and bow in the wafer calculated using Eqs. 3, 5, and 8
are shown in Table II. The active surface is in tensile stress
which generates a compressive out-of-plane strain. It must be
also considered that in ultralarge scale integration process
flow, the multiple layers of metal lines and nitride layers
cause a compressive in-plane stress along 110 direction.
Hence, the positive stress values shown in Table II are attrib-
uted to the mechanical thinning process. The stress in the
wafer is increased as the wafer is thinned, due to the damage
in the crystalline structure of the backside of the wafer. How-
TABLE I. Silicon parameters used in this calculation.
d
eV
u
eV
a
eV
b
eV
S11
10−12 m2/N
S12
10−12 m2/N
1.1 10.5 2.1 −2.33 7.68 −2.14
TABLE II. Reverse saturation current, stress, and bow.
Thickness m Is fA  MPa w0 mm
525 290 ¯ ¯
250 353 63 0.937
100 470 122 1.48
50 415 84 1.26 FIG. 2. Reverse-bias junction characteristics of junction diodes with varying
chip thickness.
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ever, from the magnitude of the stress observed in the differ-
ent chip thicknesses, it is concluded that the final polishing
step removes most of the damage layer leaving wafers in a
very low stress state. The slightly higher stress value of
100 m chip compared to 50 m chip is attributed to the
larger back surface area of 100 m chips after thinning. The
thinning process leaves its fingerprint on the backside of the
wafer, creating modified surfaces. This was corroborated by
atomic force microscopy AFM images of the backside of
100 and 50 m chips Figs. 3a and 3b. Silicon dioxide
forms on these surfaces, which is more voluminous and leads
to higher compressive stress values on the backside. It must
be considered that the stress values calculated here are much
lower than the fracture stress of the chip 	400–600 MPa
depending on wafer thickness8.
The bow values for ultrathin wafer was considerably
higher than for the 250 m thick wafer as given in Table II.
This was attributed to the lower flexural rigidity of the ultra-
thin chips, and even for lower stress values for the 50 m
chips, the bow was comparatively higher. Figure 4 shows the
bow for 50 m wafer as measured with a laser profiler. The
surface profile of the wafer is typically dome shaped after the
thinning process. Further, the wafer bow w0 as calculated in
Table II is in accordance with data available for similar pro-
cess in literature,9,10 wherein optical and mechanical tech-
niques were used.
A simplified approach to characterize the process in-
duced stress during thinning based on band gap narrowing
effect was investigated. The active surface of the wafer was
found to be in tensile stress and the stress values are signifi-
cantly lower than their fracture strength. The difference in
stress values between wafers of different thicknesses was
correlated with the thinning process and the growth of silicon
dioxide on the back surface of the wafer. Nonlinear plate
theory based analytical calculations were undertaken to de-
termine the bow at wafer level. The calculated bow for the
wafers is in accordance with those from experiments and
also with data available for similar process in literature. So,
it can be concluded that accurate I-V measurements and non-
linear plate theory can be used to approximately calculate the
stress and bow in the wafer.
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FIG. 3. Color online AFM image of the back surface of thinned silicon chips: a 50 and b 100 m.
FIG. 4. Comparison of bow values for 50 m wafer.
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